

I2C Logic Level Converter 4 Channel Bi- Directional Module



Because the Arduino (and Basic Stamp) are 5V devices, and most modern sensors, displays, flash cards and modes are 3.3V-only, many makers find that they need to perform level shifting/conversion to protect the 3.3V device from 5V.

This breakout has 4 BSS138 FETs with 10K pull ups. It works down to 1.8V on the low side and up to 10V on the high side.

The level converter is very easy to use. The board needs to be powered from the two voltages sources (high voltage and low voltage) that your system is using. High voltage (5V for example) to the HV' pin, low voltage (3.3V for example) to LV', and ground from the system to the GND pin.

Features:

- Connects a 3.3V device to a 5V system
- Steps down 5V signals to 3.3V AND steps up 3.3V to 5V simultaneously
- This level converter also works with 2.8V and 1.8V devices.
- Sets high and low voltages and step up and down on the same channel
- Each level converter has the capability of converting 4 pins on the high side to 4 pins on the low side with two inputs and two outputs provided for each side.
- Dimensions:0.63 x 0.52" (16.05 x 13.33mm)

BSS138



N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These N-Channel enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. These products have been designed to minimize on-state resistance while provide rugged, reliable, and fast switching performance. These products are particularly suited for low voltage, low current applications such as small servo motor control, power MOSFET gate drivers, and other switching applications.

Features

- 0.22 A, 50 V, $R_{DS(on)} = 3.5\Omega @ V_{GS} = 10\text{ V}$
 $R_{DS(on)} = 5.0\Omega @ V_{GS} = 4.5\text{ V}$
- High density cell design for extremely low $R_{DS(on)}$
- Rugged and Reliable
- Compact industry standard SOT-23 surface mount package



Absolute Maximum Ratings T_J 25°C unless otherwise noted

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	50	V
V_{GS}	Gate-Source Voltage	±20	V
I_D	Drain Current – Continuous <small>(Note 1)</small>	0.22	A
	– Pulsed	0.88	
P_D	Maximum Power Dissipation <small>(Note 1)</small>	0.38	W
	Derate Above 25°C	2.8	mW/°C
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C
T_L	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds	300	°C

Thermal Characteristics

Symbol	Parameter	Rating	Units
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient <small>(Note 1)</small>	350	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
SS	BSS138	7"	8mm	3000 units

Electrical Characteristics

$T_J = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	50			V
$\frac{\Delta BV_{DS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, Referenced to 25°C		72		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V}$			0.5	μA
		$V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V}, T_J = 125^\circ\text{C}$			5	μA
		$V_{DS} = 30\text{ V}, V_{GS} = 0\text{ V}$			100	nA
I_{DSS}	Gate-Body Leakage	$V_{DS} = \pm 20\text{ V}, V_{GS} = 0\text{ V}$			± 100	nA
On Characteristics (Note 1)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 1\text{ mA}$	0.8	1.3	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 1\text{ mA}$, Referenced to 25°C		-2		mV/°C
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{DS} = 10\text{ V}, I_D = 0.22\text{ A}$		0.7	3.5	Ω
		$V_{DS} = 4.5\text{ V}, I_D = 0.22\text{ A}$		1.0	6.0	
		$V_{DS} = 10\text{ V}, I_D = 0.22\text{ A}, T_J = 125^\circ\text{C}$		1.1	5.8	
$I_{D(on)}$	On-State Drain Current	$V_{DS} = 10\text{ V}, V_{GS} = 5\text{ V}$	0.2			A
g_{fs}	Forward Transconductance	$V_{DS} = 10\text{ V}, I_D = 0.22\text{ A}$	0.12	0.5		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		27		pF
C_{oss}	Output Capacitance			13		pF
C_{rs}	Reverse Transfer Capacitance			8		pF
R_g	Gate Resistance	$V_{GS} = 15\text{ mV}, f = 1.0\text{ MHz}$		9		Ω
Switching Characteristics (Note 2)						
$t_{D(on)}$	Turn-On Delay Time	$V_{DS} = 30\text{ V}, I_D = 0.22\text{ A}, V_{GS} = 10\text{ V}, R_{DS(on)} = 6\ \Omega$		2.6	5	ns
t_r	Turn-On Rise Time			9	18	ns
$t_{D(off)}$	Turn-Off Delay Time			20	36	ns
t_f	Turn-Off Fall Time			7	14	ns
Q_g	Total Gate Charge	$V_{DS} = 25\text{ V}, I_D = 0.22\text{ A}, V_{GS} = 10\text{ V}$		1.7	2.4	nC
Q_{gs}	Gate-Source Charge			0.1		nC
Q_{gd}	Gate-Drain Charge			0.4		nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current				0.22	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 0.44\text{ A}$ (Note 3)		0.8	1.4	V

Notes:

- $R_{DS(on)}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pin. R_{JC} is guaranteed by design while R_{JA} is determined by the user's board design.



a) 25°C unless otherwise indicated on a minimum part.

Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width $\leq 100\ \mu\text{s}$, Duty Cycle $\leq 2.5\%$

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1a. Transient thermal response will change depending on the circuit board design.